

Product Features

Operating Frequency: 6GHz ~ 18GHz

Gain: 25.6dB@10GHz

Noise Figure: 1.36dB@10GHz

Output Third-Order Intercept:

29.4dBm@10GHz

Output Power for 1dB Compression:

17.7Bm@10GHz

Supply Current: 71mA @ Vdd=+5V

Die Size: 1.6×0.9×0.1(mm)

Application

Radar and Electronic Countermeasures


Military and Aerospace

Test Instrumentation

General Description

The BR9618LD is a MMIC g gain block amplifier die designed using GaAs process which operates between 6GHz ~18GHz. At 10GHz, the amplifier typically provides a gain of 25.6dB, an output P1dB of 17.7dBm, and a noise figure of 1.36dB under the condition of +5V power supply. It has been internally matched to 50 ohms and AC coupled, thereby eliminating the need for external DC blocks and RF port matching. The BR9618LD amplifier is ideal for integration into Multi-Chip-Modules (MCMs) due to its small size.

Functional Block Diagram



Electrical Specifications

Parameters	Test Conditions	Min.	Typ.	Max.	Units
Gain	6GHz	-	27.3	-	dB
	10GHz	-	25.6	-	dB
	18GHz	-	27.5	-	dB
Output Power for 1dB Compression	6GHz	-	17.1	-	dBm
	10GHz	-	17.7	-	dBm
	18GHz	-	15.8	-	dBm
Output Third-Order Intercept	6GHz	-	27.8	-	dBm
	10GHz	-	29.4	-	dBm
	18GHz	-	28.0	-	dBm
Noise Figure	6GHz	-	1.1	-	dB
	10GHz	-	1.36	-	dB
	18GHz	-	2.19	-	dB
VSWR(IN)	6GHz	-	1.53	-	
	10GHz	-	1.24	-	
	18GHz	-	1.38	-	
VSWR(OUT)	6GHz	-	1.19	-	
	10GHz	-	1.31	-	
	18GHz	-	1.41	-	
Supply Voltage	-	-	5	-	V
Supply Current	-	-	71	-	mA

Test Conditions: VDD=+5V, I=71mA, OIP3 spacing=1MHz, Pout=0dBm/tone, TA=+25°C

Absolute Maximum Ratings

Maximum Operating Voltage: +5.5V

Maximum RF input Power: +15dBm

Recommended Operating Conditions

Supply Voltage: +5V

Supply Current: 71mA

Operating Temperature: -55°C ~ +125°C

Storage Temperature: -65°C ~ +150°C


Note: Operation of the device outside the parameter ranges given absolute-maximum-ratings conditions may cause permanent damage, and exposure to absolute-maximum-ratings conditions for extended periods will affect the reliability.

ESD WARNING


ELECTROSTATIC SENSITIVE DEVICE
OBSERVE HANDLING PRECAUTIONS

博瑞集信


Typical Performance (VDD=+5V, TA=+25°C)




Gain & VSWR(IN&OUT)




Reverse Isolation



Noise Figure




Output Power for 1dB Compression



Output Third-Order Interception

Typical Application Schematic




Bill of Material

Designator	Package	Description	Part Number
C1	Chip Capacitor	100pF	SG201N101MSTW
C2	Chip Capacitor	1000pF	CT91202X102M100TW
C3	Chip Capacitor	10nF	CT91-20-2X-103-M-50-C-W

博瑞集信


Assembly Diagram



Handling Precautions:

- Storage:** All bare die are placed in ESD protective containers, and then sealed in an ESD protective bag for shipment. Once the sealed ESD protective bag has been opened, all die should be stored in a dry nitrogen environment.
- Cleanliness:** Handle the chips in a clean environment. DO NOT attempt to clean the chip using liquid cleaning systems.
- Electrostatic protection:** Follow ESD precautions to protect against ESD strikes
- General Handling:** Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers. The surface of the chip should not be touched with vacuum collet, tweezers, or fingers.
- Mouning:** The chip is back-metallized and can be die mounted with AuSn eutectic preforms or with electrically conductive epoxy. The mounting surface should be clean and flat.
- Eutectic Die Attach:** A 80/20 gold tin preform is recommended with a work surface temperature of 255 °C and a tool temperature of 265 °C. When hot 90/10 nitrogen/hydrogen gas is applied, tool tip temperature should be 290 °C. DO NOT expose the chip to a temperature greater than 320 °C for more than 20 seconds. No more than 3 seconds of scrubbing should be required for attachment
- Conductive epoxy Die Attach:** Apply conductive epoxy to the mounting surface so that the overflow of conductive epoxy on all four sides should not be less than 75%, and the height of conductive epoxy climbing on all four sides should not exceed the surface of the chip. Cure conductive epoxy per the manufacturer's schedule.
- Die bonding process unless otherwise noted:** Ball or wedge bond with 0.025mm (1 mil) diameter pure gold wire. Thermosonic wirebonding with a nominal stage temperature of 150 °C is recommended. Use the minimum level of ultrasonic energy to achieve reliable wirebonds. Wirebonds should be started on the chip and terminated on the package or substrate.
- If you have any questions, please contact customer service

Mechanical Information (Units: μm)



Notes:

1. Backside and bond pad metal: Gold;
2. Backside is RF and DC ground;
3. Pad size: RFin 125um×100um; RFout 125um×100um; VDD 125um×100um;
4. Cannot be bonded on the hole.

Pad	Description
RFin	RF Input, matched to 50 Ohms.
RFout	RF Output, matched to 50 Ohms.
VDD	Power Supply. See assembly for required external components.
GND	Connected to DC/RF ground.