

Product Features

Operating Frequency: 4GHz ~ 8GHz

Gain: 22.3dB@6GHz

Noise Figure: 1.3dB@6GHz

Output Third-Order Interception:

29.5dBm@6GHz

Output Power for 1dB Compression:

18.1dBm@6GHz

+3.3V/+5V Single Power Supply

Supply Current:

68mA@ Vdd=+5V (Normal Operation Mode)

45mA@ Vdd=+5V (Low-power Operation Mode)

36mA@ Vdd=+3.3V (Normal Operation Mode)

Chip Size: 1100um x 850um x 100um

Application

Radar and Electronic Countermeasures

Military and Aerospace


Navigation Equipment

Test Instrumentation

General Description

BR9375LDZ is a MMIC low noise amplifier manufactured using GaAs process which operates between 4GHz and 8GHz. The amplifier is powered by a single supply operation of +5V or +3.3V. It has been internally matched to 50 ohms and AC coupled, thereby eliminating the need for external DC blocks and RF port matching. The amplifier is ideal for integration into Multi-Chip-Modules (MCMs) due to its small size.

Functional Block Diagram



Ordering Information

Part Number	Package	Description
BR9375LDZ	Die	4GHz ~ 8GHz Low Noise Amplifier

Electrical Specifications

Parameter	Test Condition	Normal Mode with 5V (Typ.)	Low-Power Mode with 5V (Typ.)	Normal Mode with 3.3V (Typ.)	Units
Gain	4000MHz	22.3	21.3	20.8	dB
	8000MHz	21.9	20.9	20.1	
Output Power for 1dB Compression	4000MHz	17.2	15.2	12.9	dBm
	8000MHz	18.9	15.9	14.2	
Output Third-Order Interception	4000MHz	30.7	27.0	23.8	dBm
	8000MHz	28.1	27.1	25.6	
Noise Figure	4000MHz	1.39	1.46	1.50	dB
	8000MHz	1.40	1.38	1.41	
Input Return Loss	4000MHz	-20.1	-17.5	-15.3	dB
	8000MHz	-7.4	-6.9	-5.3	
Output Return Loss	4000MHz	-9.7	-9.8	-10.1	dB
	8000MHz	-18.4	-19.0	-19.9	
Reverse Isolation	4000MHz	-65.0	-64.0	-58.1	dB
	8000MHz	-39.2	-38.4	-36.2	
Supply Voltage	-	5	5	3.3	V
Supply Current	-	68	45	36	mA
Test Condition: OIP3 spacing=1MHz, Pout=5dBm/tone, TA=+25°C					

Absolute Maximum Ratings

Maximum Operating Voltage (Vdd): +6V

Maximum RF input Power: +21dBm

Recommended Operating Conditions

Supply Voltage: +3.3V/+5V

Supply Current:

68mA @ Vdd=5V (Normal Operation Mode)


45mA @ Vdd=5V (Low-power Operation Mode)

36mA @ Vdd=3.3V (Normal Operation Mode)

Storage Temperature: -65°C ~ +150°C

Operating Temperature: -55°C ~ +125°C

Note: Operation of the device outside the parameter ranges given absolute-maximum-ratings conditions may cause permanent damage, and. exposure to absolute-maximum-ratings conditions for extended periods will affect the reliability.

**ESD WARNING**


ELECTROSTATIC SENSITIVE DEVICE
OBSERVE HANDLING PRECAUTIONS

博瑞集信


Typical Performance (Probe test results at +5V supply voltage in normal operation mode)

Parameter	Typ.									Units
Frequency	4000	4500	5000	5500	6000	6500	7000	7500	8000	MHz
Gain	22.3	22.7	22.7	22.5	22.3	22.3	22.2	21.9	21.9	dB
Input Return Loss	-20.1	-16.3	-13.3	-11.4	-10.4	-9.7	-8.9	-7.9	-7.4	dB
Output Return Loss	-9.7	-14.4	-20.2	-26.3	-34.1	-24.7	-20.2	-18.5	-18.4	dB
Reverse Isolation	-65.0	-53.9	-48.3	-45.4	-44.1	-42.1	-40.8	-39.4	-39.2	dB
Output Power for 1dB Compression	17.2	17.4	17.6	17.6	18.1	18.2	18.8	18.7	18.9	dBm
Output Third-Order Interception	30.7	30.6	30.2	29.7	29.5	29.2	28.8	28.5	28.1	dBm
Noise Figure	1.39	1.22	1.27	1.26	1.30	1.36	1.46	1.44	1.40	dB


Test conditions: Vdd=+5V, Idd=68mA, OIP3 spacing=1MHz/Tone, Pout=5dBm/tone, TA=+25°C




Gain vs. Freq




Input Return Loss vs. Freq




Output Return Loss vs. Freq




Reverse Isolation vs. Freq



Noise Figure vs. Freq



Output Third-Order Interception vs. Freq




Output Power for 1dB Compression vs. Freq


Typical Performance (Probe test results at +5V supply voltage in low-power operation mode)

Parameter	Typ.									Units
Frequency	4000	4500	5000	5500	6000	6500	7000	7500	8000	MHz
Small signal gain	21.3	21.7	21.7	21.6	21.4	21.3	21.3	21.0	20.9	dB
Input return loss	-17.5	-14.0	-11.7	-10.3	-9.6	-9.1	-8.4	-7.6	-6.9	dB
Output return loss	-9.8	-14.5	-19.9	-25.3	-32.7	-25.7	-21.1	-19.3	-19.0	dB
Reverse isolation	-64.0	-54.8	-48.1	-45.6	-43.5	-41.8	-40.4	-32.3	-38.4	dB
Output P1dB compression point	15.2	15.1	15.4	15.5	15.6	15.9	16.0	15.9	15.9	dBm
Output IP3	27.0	27.2	27.2	27.1	27.2	27.3	27.3	27.1	27.1	dBm
Noise figure	1.46	1.43	1.29	1.36	1.32	1.41	1.42	1.36	1.38	dB


Test conditions: Vdd=+5V, Idd=45mA, OIP3 spacing=1MHz/Tone, Pout=5dBm/tone, TA=+25°C




Gain vs. Freq




Input Return Loss vs. Freq




Output Return Loss vs. Freq




Reverse Isolation vs. Freq



Noise Figure vs. Freq



Output Third-Order Intercept vs. Freq








Output Power for 1dB Compression vs. Freq

Typical Performance (Probe test results at +3.3V supply voltage in normal operation mode)


Parameter	Typ.										Units
Frequency	4000	4500	5000	5500	6000	6500	7000	7500	8000		MHz
Gain	20.8	21.1	21.2	21.0	20.9	20.8	20.6	20.4	20.1		dB
Input Return Loss	-15.3	-11.9	-9.9	-8.5	-7.9	-7.2	-6.5	-5.8	-5.3		dB
Output Return Loss	-10.1	-14.7	-19.7	-23.9	-28.5	-26.0	-22.1	-20.5	-19.9		dB
Reverse Isolation	-58.1	-54.7	-47.7	-43.6	-41.3	-39.6	-37.9	-36.9	-36.2		dB
Output Power for 1dB Compression	12.9	13.1	13.3	13.2	13.1	13.5	14.3	13.5	14.2		dBm
Output Third-Order Interception	23.8	24.3	24.6	24.7	25.0	23.4	25.6	25.6	25.6		dBm
Noise Figure	1.50	1.48	1.38	1.37	1.54	1.42	1.34	1.32	1.41		dB

Test Conditions: Vdd=+3.3V, Idd=36mA, OIP3 spacing=1MHz/Tone, Pout=5dBm/tone, TA=+25°C






Noise Figure vs. Freq




Output Third-Order Intercept vs. Freq




Output Power for 1dB Compression vs. Freq

Assembly Diagram



Assembly diagram for normal Operation Mode



Assembly diagram for low-power Operation Mode

Note: Chip capacitors as close as possible to power supply pad.


Bill of Material

Reference Designator	Package Size	Value	P/N
U1	Naked die	4GHz~8GHz Low Noise Amplifier	BR9375LDZ
C1	Chip capacitor	100pF	SG201N101MSTW
C2	Chip capacitor	1000pF	CT91202X102M100TW
C3	Chip capacitor	10nF	CT91-20-2X-103-M-50-C-W

Handling Precautions:

1. **Storage:** All bare dies are placed in ESD protective containers, and then sealed in an ESD protective bag for shipment. Once the sealed ESD protective bag has been opened, all die should be stored in a dry nitrogen environment.
2. **Cleanliness:** Handle the chips in a clean environment. DO NOT attempt to clean the chip using liquid cleaning systems.
3. **Electrostatic protection:** Follow ESD precautions to protect against ESD strikes.
4. **Transients:** Suppress instrument and bias supply transients while bias is applied. Use shielded signal and bias cables to minimize inductive pickup.
5. **General Handling:** Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers. The surface of the chip should not be touched with vacuum collet, tweezers, or fingers.
6. **Mouning:** The chip is back-metallized and can be die mounted with electrically conductive epoxy. The mounting surface should be clean and flat.
7. **Conductive epoxy Die Attach:** Apply conductive epoxy to the mounting surface so that the overflow of conductive epoxy on all four sides should not be less than 75%, and the height of conductive epoxy climbing on all four sides should not exceed the surface of the chip. Cure conductive epoxy per the manufacturer's schedule.
8. **Die bonding process unless otherwise noted:** Ball or wedge bond with 0.025mm (1 mil) diameter pure gold wire. Thermosonic wirebonding with a nominal stage temperature of 150 °C is recommended. Use the minimum level of ultrasonic energy to achieve reliable wirebonds. Wirebonds should be started on the chip and terminated on the package or substrate. **The length of all bonds should be as short as possible and the arc height as low as possible.**
9. **Die bonding void rate:** not more than 10%.
10. Please contact customer service if you have any problem

Mechanical Information (Units: μm)



Notes:

1. Backside and bond pad metal: Gold;
2. Backside is RF and DC ground;
3. Pads size: RFin $75\mu\text{m} \times 150\mu\text{m}$; RFout $75\mu\text{m} \times 150\mu\text{m}$; Vlp $65\mu\text{m} \times 65\mu\text{m}$; VD $75\mu\text{m} \times 75\mu\text{m}$;
4. Cannot be bonded on the hole.

Functional Description

Pad	Function	Description
2	RFin	RF Input. No external DC block is required.
9	Vlp	Sets operation modes, and see assembly for required operation mode
7	RFout	RF Output. No external DC block is required.
4	VD	Power Supply. See assembly for required external components.
1,3,5,6,8	GND	Connected to die bottom through hole
Die Bottom	GND	Die bottom must be well grounded to RF/DC