Product Features

Operating Frequency: 6GHz ~ 12GHz

Gain: 16.5dB@10GHz

Output Power for 1dB Compression: 17.1dBm@10GHz

Noise Figure: 1.4dB@10GHz

Output Third-Order Interception: 29.1dBm@10GHz

+3.3V/+5V Single Power Supply

Supply Current:

54mA @Vdd=5V,

30mA @Vdd=3.3V

Die Size: 1100um x 850um x 100um

Application

Radar and Electronic Countermeasures

Military and Aerospace

Navigation Equipment

Test Instrumentation

Ordering Information

Part Number	Package	Description
BR9642LDZ	Die	6GHz~12GHz Gain Block Amplifier

General Description

The BR9642LDZ is a high-performance MMIC gain amplifier designed using GaAs process, which operates between 6GHz and 12GHz. The amplifier is powered by a single-supply operation of +5V or +3.3V. At 10GHz, the amplifier typically provides a gain of 16.5dB, noise figure 1.4dB, output P1dB of 17.1dBm, and output IP3 of 29.1dBm with +5V power supply. It has been internally matched to 50 ohms and AC coupled, thereby eliminating the need for external DC blocks and RF port matching. The amplifier is ideal for integration into Multi-Chip-Modules (MCMs) due to its small size.

Functional Block Diagram



Electrical Specifications

Parameter	+3.3 (Typ.)	+ 5 (Typ.)	Units	Test Conditions
Gain	16.5	15.1	dB	10000MHz
Output Power for 1dB Compression	10.8	17.1	dBm	10000MHz
Output Third-Order Interception	20	29.1	dBm	10000MHz
Noise Figure	1.3	1.5	dB	10000MHz
Input Return Loss	-10	-14	dB	10000MHz
Output Return Loss	-17	-11.5	dB	10000MHz
Reverse Isolation	-29.5	-29	dB	10000MHz
Supply Voltage	+3.3	+5	V	-
Supply Current	29	52	mA	-

Absolute Maximum Ratings

Maximum Supply Voltage (Vdd): +6V

Maximum RF input Power: +20dBm

Recommended Operating Conditions

Supply Voltage: +5V/+3.3V

Supply Current:

54mA @Vdd=5V,

30mA @Vdd=3.3V

Storage Temperature: -65℃ ~ +150℃

Operating Temperature: -55℃ ~ +125℃

Note: Operation of the device outside the parameter ranges given absolute-maximum-ratings conditions may cause permanent damage, and. exposure to absolute-maximum-ratings conditions for extended periods will affect the reliability.

ESD•WARNING

ELECTROSTATIC SENSITIVE DEVICE

OBSERVE HANDLING PRECAUTIONS

ESD Rating：Class 1A

Typical Performance (Probe test results at +5V supply voltage)

Parameter	Typ.									Units
Frequency	6000	6500	7000	7500	8000	8500	9000	9500	9750	MHz
Gain	16.0	16.3	16.6	16.7	16.8	16.7	16.6	16.5	16.5	dB
Input Return Loss	-8.3	-11.1	-15.3	-21.9	-32	-23.7	-19	-16.2	-14.9	dB
Output Return Loss	-8.4	-8.8	-9.2	-9.5	-9.5	-9.7	-9.9	-10.6	-11.2	dB
Reverse Isolation	-27.4	-27.1	-27.1	-21.1	-27.3	-27.8	-28.1	-28.7	-29.0	dB
Output Power for 1dB Compression	16.7	17.1	17.4	17.7	17.7	17.9	17.5	17.4	17.1	dBm
Output Third-Order Interception	27.7	28.0	28.3	28.4	28.8	28.9	28.9	28.9	29.1	dBm
Noise Figure	1.7	1.5	1.3	1.3	1.3	1.3	1.3	1.3	1.3	dB
Frequency	10000	10250	10500	10750	11000	11250	11500	11750	12000	MHz
Gain	16.5	16.5	16.4	16.3	16.2	16.2	15.9	15.7	15.2	dB
Input Return Loss	-14.1	-13.3	-12.6	-11.9	-11.1	-10.4	-9.6	-8.7	-8	dB
Output Return Loss	-11.9	-12.9	-14	-15.0	-15.5	-15.3	-14.2	-12.7	-11.1	dB
Reverse Isolation	-29.2	-29.6	-29.9	-30.2	-30.6	-31.0	-31.8	-32.4	-33.1	dB
Output Power for 1dB Compression	17.1	17.1	16.8	16.4	16.3	15.7	15.5	15.1	14.8	dBm
Output Third-Order Interception	29.1	29.0	29.1	29.0	28.9	29.0	29.0	29.4	29.8	dBm
Noise Figure	1.4	1.4	1.4	1.4	1.4	1.4	1.4	1.5	1.6	dB
Test Conditions: Vdd=+5V, Idd=52mA; OIP3 spacing=1MHz, Pout=5dBm/tone; TA=+25°C										



Gain vs. Freq



Input Return Loss vs. Freq



Output Return Loss vs. Freq



Reverse Isolation vs. Freq



Noise Figure vs. Freq



Output Third-Order Interception vs. Freq



Output Power for 1dB Compression vs. Freq

Typical Performance (Probe test results at +3.3V supply voltage)

Parameters	Typ.									Units
Frequency	6000	6500	7000	7500	8000	8500	9000	9500	9750	MHz
Gain	14.7	15.1	15.5	15.6	15.7	15.6	15.5	15.2	15.2	dB
Input Return Loss	-6.8	-9.2	-12.4	-16.3	-17.8	-15.9	-13.8	-12.0	-11.1	dB
Output Return Loss	-9.4	-10.3	-11.2	-12.0	-12.2	-12.7	-13.3	-14.8	-16.1	dB
Reverse Isolation	-26.8	-26.6	-26.5	-26.5	-26.8	-27.4	-28	-28.8	-29.2	dB
Output Power for 1dB Compression	11.6	11.9	12.3	12.4	12.4	12.0	11.5	11.5	11.0	dBm
Output Third-Order Interception	22.0	22.5	22.9	23.0	22.6	22.2	21.5	20.8	20.4	dBm
Noise Figure	1.9	1.7	1.5	1.5	1.4	1.4	1.5	1.5	1.5	dB
Frequency	10000	10250	10500	10750	11000	11250	11500	11750	12000	MHz
Gain	15.1	15.0	14.9	14.6	14.6	14.3	13.9	13.6	13	dB
Input Return Loss	-10.5	-9.8	-9.2	-8.7	-8.2	-7.7	-7.1	-6.5	-6.1	dB
Output Return Loss	-17.7	-19.9	-21.9	-21.8	-19.2	-16.3	-14.2	-12.2	-10.8	dB
Reverse Isolation	-29.5	-30.2	-30.7	-31.4	-32	-33.0	-34.0	-35.1	-36.3	dB
Output Power for 1dB Compression	10.8	10.6	10.4	10.3	9.8	9.0	8.8	8.7	8.4	dBm
Output Third-Order Interception	20.1	19.5	19.0	18.5	18	17.4	17.0	16.7	16.6	dBm
Noise Figure	1.5	1.6	1.7	1.7	1.7	1.7	1.8	1.8	2	dB
Test Conditions: Vdd=+3.3V, Idd=29mA; OIP3 spacing=1MHz,Pout=5dBm/tone; TA=+25℃										



Gain vs. Freq



Input Return Loss vs. Freq



Output Return Loss vs. Freq



Reverse Isolation vs. Freq



Noise Figure vs. Freq



Output Third-Order Interception vs. Freq



Output Power for 1dB Compression vs. Freq

Assembly Diagram



Note: Chip capacitors as close as possible to power supply pad.

Bill of Material

Reference Designator	Package	Value	P/N
U1	Naked Die	6GHz~12GHz Gain Block Amplifier	BR9642LDZ
C1	Chip capacitor	100pF	SG201N101MSTW
C2	Chip capacitor	1000pF	CT91202X102M100TW
C3	Chip capacitor	10nF	CT91-20-2X-103-M-50-C-W

Handling Precautions:

1. **Storage:** All bare dies are placed in ESD protective containers, and then sealed in an ESD protective bag for shipment. Once the sealed ESD protective bag has been opened, all die should be stored in a dry nitrogen environment.

2. **Cleanliness**: Handle the chips in a clean environment. DO NOT attempt to clean the chip using liquid cleaning systems.

3. **Electrostatic protection:** Follow ESD precautions to protect against ESD strikes.

4. **Transients:** Suppress instrument and bias supply transients while bias is applied. Use shielded signal and bias cables to minimize inductive pickup.

5. **General Handling**: Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers. The surface of the chip should not be touched with vacuum collet, tweezers, or fingers.

6. **Mouning:** The chip is back-metallized and can be die mounted with electrically conductive epoxy. The mounting surface should be clean and flat.

7. **Conductive epoxy Die Attach:** Apply conductive epoxy to the mounting surface so that the overflow of conductive epoxy on all four sides should not be less than 75%, and the height of conductive epoxy climbing on all four sides should not exceed the surface of the chip. Cure conductive epoxy per the manufacturer's schedule.

8. **Die bonding process unless otherwise noted**: Ball or wedge bond with 0.025mm (1 mil) diameter pure gold wire. Thermosonic wirebonding with a nominal stage temperature of 150 °C is recommended. Use the minimum level of ultrasonic energy to achieve reliable wirebonds. Wirebonds should be started on the chip and terminated on the package or substrate. **The length of all bonds should be as short as possible and the arc height as low as possible.**

9. **Die bonding void rate:** not more than 10%.

10. Please contact customer service if you have any problem.

Mechanical Information (Units: um)



Notes:

1. Backside and bond pad metal: Gold;
2. Backside is RF and DC ground;
3. Pads siz：RFin 80um×150um, RFout 80um×150um, VD 150um×80um, GND 80um×80um;
4. Cannot be bonded on the hole.

Functional Description

Pad	Function	Description
2	RFin	RF Input. No external DC block is required.
7	RFout	RF Output. No external DC block is required.
4	VD	Power Supply. See assembly for required external components.
1,3,5,6,8	GND	Connected to die bottom through hole
Die Bottom	GND	Die bottom must be well grounded to RF/DC